Материал: 74HC244A

Внимание! Если размещение файла нарушает Ваши авторские права, то обязательно сообщите нам

MOTOROLA

SEMICONDUCTOR TECHNICAL DATA

Octal 3-State Noninverting

Buffer/Line Driver/

Line Receiver

High±Performance Silicon±Gate CMOS

The MC54/74HC244A is identical in pinout to the LS244. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This octal noninverting buffer/line driver/line receiver is designed to be used with 3±state memory address drivers, clock drivers, and other bus±oriented systems. The device has noninverting outputs and two active±low output enables.

The HC244A is similar in function to the HC240A and HC241A.

Output Drive Capability: 15 LSTTL Loads

Outputs Directly Interface to CMOS, NMOS, and TTL

Operating Voltage Range: 2 to 6 V

Low Input Current: 1 μA

High Noise Immunity Characteristic of CMOS Devices

In Compliance with the Requirements Defined by JEDEC Standard No. 7A

Chip Complexity: 136 FETs or 34 Equivalent Gates

LOGIC DIAGRAM

A1

2

18

YA1

A2

4

16

YA2

A3

6

14

YA3

A4

8

12

YA4

DATA

 

 

NONINVERTING

INPUTS

11

9

OUTPUTS

B1

YB1

B2

13

7

YB2

B3

15

5

YB3

B4

17

3

YB4

PIN 20 = VCC OUTPUT ENABLE A 1 PIN 10 = GND

ENABLES ENABLE B 19

MC54/74HC244A

 

J SUFFIX

20

CERAMIC PACKAGE

CASE 732±03

 

 

1

 

N SUFFIX

20

PLASTIC PACKAGE

CASE 738±03

 

 

1

20

 

DW SUFFIX

1

SOIC PACKAGE

 

CASE 751D±04

 

 

20

 

SD SUFFIX

 

SSOP PACKAGE

1

 

CASE 940C±03

20

 

DT SUFFIX

TSSOP PACKAGE

1

 

CASE 948E±02

ORDERING INFORMATION

MC54HCXXXAJ

 

Ceramic

MC74HCXXXAN

 

Plastic

MC74HCXXXADW

SOIC

MC74HCXXXASD

 

SSOP

MC74HCXXXADT

 

TSSOP

PIN ASSIGNMENT

ENABLE A

 

1

20

VCC

 

 

A1

 

2

19

ENABLE B

YB4

 

3

18

YA1

 

A2

 

4

17

B4

 

YB3

 

5

16

YA2

 

A3

 

6

15

B3

 

YB2

 

7

14

YA3

 

A4

 

8

13

B2

 

YB1

 

9

12

YA4

 

GND

 

10

11

B1

 

 

 

 

 

 

FUNCTION TABLE

Inputs

Outputs

 

 

 

Enable A,

 

 

Enable B

A, B

YA, YB

 

 

 

L

L

L

L

H

H

H

X

Z

 

 

 

Z = high impedance

10/95

Motorola, Inc. 1995

REV 6

MC54/74HC244A

MAXIMUM RATINGS*

Symbol

Parameter

Value

Unit

 

 

 

 

VCC

DC Supply Voltage (Referenced to GND)

± 0.5 to + 7.0

V

Vin

DC Input Voltage (Referenced to GND)

± 1.5 to VCC + 1.5

V

Vout

DC Output Voltage (Referenced to GND)

± 0.5 to VCC + 0.5

V

Iin

DC Input Current, per Pin

± 20

mA

Iout

DC Output Current, per Pin

± 35

mA

ICC

DC Supply Current, VCC and GND Pins

± 75

mA

PD

Power Dissipation in Still Air, Plastic or Ceramic DIP²

750

mW

 

SOIC Package²

500

 

 

SSOP or TSSOP Package²

450

 

 

 

 

 

Tstg

Storage Temperature

± 65 to + 150

_C

TL

Lead Temperature, 1 mm from Case for 10 Seconds

 

_C

 

(Plastic DIP, SOIC, SSOP or TSSOP Package)

260

 

 

(Ceramic DIP)

300

 

 

 

 

 

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high±impedance circuit. For proper operation, Vin and

Vout should be constrained to the

range GND v (Vin or Vout) v VCC. Unused inputs must always be

tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

²Derating Ð Plastic DIP: ± 10 mW/ _C from 65_ to 125_C Ceramic DIP: ± 10 mW/_C from 100_ to 125_C SOIC Package: ± 7 mW/_C from 65_ to 125_C

SSOP or TSSOP Package: ± 6.1 mW/_C from 65_ to 125_C

For high frequency or heavy load considerations, see Chapter 2 of the Motorola High±Speed CMOS Data Book (DL129/D).

RECOMMENDED OPERATING CONDITIONS

Symbol

Parameter

 

Min

Max

Unit

 

 

 

 

 

 

VCC

DC Supply Voltage (Referenced to GND)

 

2.0

6.0

V

Vin, Vout

DC Input Voltage, Output Voltage (Referenced to GND)

0

VCC

V

TA

Operating Temperature, All Package Types

 

± 55

+ 125

_C

tr, tf

Input Rise and Fall Time

VCC = 2.0 V

0

1000

ns

 

(Figure 1)

VCC = 4.5 V

0

500

 

 

 

VCC = 6.0 V

0

400

 

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

 

 

 

 

 

Guaranteed Limit

 

 

 

 

 

VCC

 

 

 

 

 

 

 

 

± 55 to

 

 

 

Symbol

Parameter

Test Conditions

V

25_C

v 85_C

v 125_C

Unit

 

 

 

 

 

 

 

 

VIH

Minimum High±Level Input

Vout = VCC ± 0.1 V

2.0

1.5

1.5

1.5

V

 

Voltage

|Iout| v 20

μA

4.5

3.15

3.15

3.15

 

 

 

 

 

6.0

4.2

4.2

4.2

 

 

 

 

 

 

 

 

 

VIL

Maximum Low±Level Input

Vout = 0.1 V

2.0

0.5

0.5

0.5

V

 

Voltage

|Iout| v 20 μA

4.5

1.35

1.35

1.35

 

 

 

 

 

6.0

1.8

1.8

1.8

 

 

 

 

 

 

 

 

 

 

VOH

Minimum High±Level Output

Vin = VIH

μA

2.0

1.9

1.9

1.9

V

 

Voltage

|Iout| v 20

4.5

4.4

4.4

4.4

 

 

 

 

 

6.0

5.9

5.9

5.9

 

 

 

 

 

 

 

 

 

 

 

 

Vin = VIH

|Iout| v 6.0 mA

4.5

3.98

3.84

3.70

 

 

 

 

|Iout| v 7.8 mA

6.0

5.48

5.34

5.20

 

VOL

Maximum Low±Level Output

Vin = VIL

μA

2.0

0.1

0.1

0.1

V

 

Voltage

|Iout| v 20

4.5

0.1

0.1

0.1

 

 

 

 

 

6.0

0.1

0.1

0.1

 

 

 

 

 

 

 

 

 

 

 

 

Vin = VIL

|Iout| v 6.0 mA

4.5

0.26

0.33

0.40

 

 

 

 

|Iout| v 7.8 mA

6.0

0.26

0.33

0.40

 

Iin

Maximum Input Leakage Current

Vin = VCC or GND

6.0

± 0.1

± 1.0

± 1.0

μA

MOTOROLA

2

MC54/74HC244A

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

 

 

 

 

Guaranteed Limit

 

 

 

 

 

 

 

 

 

 

 

 

VCC

± 55 to

 

 

 

Symbol

Parameter

Test Conditions

V

25_C

v 85_C

v 125_C

Unit

 

 

 

 

 

 

 

 

IOZ

Maximum Three±State

Output in High±Impedance State

6.0

± 0.5

± 5.0

± 10

μA

 

Leakage Current

Vin = VIL or VIH

 

 

 

 

 

 

 

Vout = VCC or GND

 

 

 

 

 

ICC

Maximum Quiescent Supply

Vin = VCC or GND

6.0

4

40

160

μA

 

Current (per Package)

Iout = 0 μA

 

 

 

 

 

NOTE: Information on typical parametric values and high frequency or heavy load considerations can be found in Chapter 2 of the Motorola High± Speed CMOS Data Book (DL129/D).

AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6 ns)

 

 

 

Guaranteed Limit

 

 

 

VCC

 

 

 

 

 

 

± 55 to

 

 

 

Symbol

Parameter

V

25_C

v85_C

v125_C

Unit

 

 

 

 

 

 

 

tPLH,

Maximum Propagation Delay, A to YA or B to YB

2.0

96

115

135

ns

tPHL

(Figures 1 and 3)

4.5

18

23

27

 

 

 

6.0

15

20

23

 

 

 

 

 

 

 

 

tPLZ,

Maximum Propagation Delay, Output Enable to YA or YB

2.0

110

140

165

ns

tPHZ

(Figures 2 and 4)

4.5

22

28

33

 

 

 

6.0

19

24

28

 

 

 

 

 

 

 

 

tPZL,

Maximum Propagation Delay, Output Enable to YA or YB

2.0

110

140

165

ns

tPZH

(Figures 2 and 4)

4.5

22

28

33

 

 

 

6.0

19

24

28

 

 

 

 

 

 

 

 

tTLH,

Maximum Output Transition Time, Any Output

2.0

60

75

90

ns

tTHL

(Figures 1 and 3)

4.5

12

15

18

 

 

 

6.0

10

13

15

 

 

 

 

 

 

 

 

Cin

Maximum Input Capacitance

Ð

10

10

10

pF

Cout

Maximum Three±State Output Capacitance (Output in

Ð

15

15

15

pF

 

High±Impedance State)

 

 

 

 

 

 

 

 

 

 

 

 

NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the Motorola High± Speed CMOS Data Book (DL129/D).

 

 

Typical @ 25°C, VCC = 5.0 V

 

CPD

Power Dissipation Capacitance (Per Buffer)*

34

pF

*Used to determine the no±load dynamic power consumption: PD = CPD VCC2f + ICC VCC. For load considerations, see Chapter 2 of the Motorola High±Speed CMOS Data Book (DL129/D).

 

 

SWITCHING WAVEFORMS

 

 

 

tr

 

tf

 

 

 

VCC

DATA INPUT

90%

VCC

ENABLE

50%

 

 

A OR B

50%

 

A OR B

 

 

GND

 

10%

GND

 

tPZL

tPLZ

 

tPLH

 

 

HIGH

 

tPHL

 

 

 

OUTPUT

90%

 

OUTPUT Y

50%

 

IMPEDANCE

YA OR YB

50%

 

 

10%

VOL

10%

 

 

tPZH

 

 

 

 

tPHZ

VOH

t

 

t

 

 

90%

TLH

 

THL

OUTPUT Y

50%

 

 

 

 

 

 

HIGH

 

 

 

 

 

 

 

 

 

 

 

 

IMPEDANCE

Figure 1.

Figure 2.

3

MOTOROLA

MC54/74HC244A

TEST CIRCUITS

 

 

TEST POINT

 

 

TEST POINT

 

 

 

 

OUTPUT

 

 

 

 

 

 

 

OUTPUT

 

 

 

 

1 kΩ

 

CONNECT TO VCC WHEN

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DEVICE

 

 

 

 

 

DEVICE

 

 

 

 

 

 

 

TESTING tPLZ AND tPZL.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CONNECT TO GND WHEN

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

UNDER

 

 

 

 

 

 

 

 

CL*

UNDER

 

 

 

 

 

 

 

 

 

CL*

 

TESTING tPHZ AND tPZH.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TEST

 

 

 

 

 

 

 

 

TEST

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

* Includes all probe and jig capacitance

 

* Includes all probe and jig capacitance

 

Figure 3. Test Circuit

 

 

Figure 4. Test Circuit

PIN DESCRIPTIONS

INPUTS

A1, A2, A3, A4, B1, B2, B3, B4 (Pins 2, 4, 6, 8, 11, 13, 15, 17)

Data input pins. Data on these pins appear in noninverted form on the corresponding Y outputs, when the outputs are enabled.

CONTROLS

Enable A, Enable B (Pins 1, 19)

Output enables (active±low). When a low level is applied

to these pins, the outputs are enabled and the devices function as noninverting buffers. When a high level is applied, the outputs assume the high impedance state.

OUTPUTS

YA1, YA2, YA3, YA4, YB1, YB2, YB3, YB4 (Pins 18, 16, 14, 12, 9, 7, 5, 3)

Device outputs. Depending upon the state of the output± enable pins, these outputs are either noninverting outputs or high±impedance outputs.

LOGIC DETAIL

TO THREE OTHER

A OR B INVERTERS

ONE OF 8

INVERTERS

DATA VCC INPUT

A OR B

YA

OR

YB

ENABLE A OR

ENABLE B

MOTOROLA

4

MC54/74HC244A

OUTLINE DIMENSIONS

 

 

J SUFFIX

 

 

CERAMIC PACKAGE

20

11

CASE 732±03

 

 

ISSUE E

1

10

 

 

 

 

B

 

A

 

 

 

F

 

C

L

 

 

 

 

N

J

H

 

K

G

M

D

 

 

 

SEATING

 

 

 

PLANE

 

 

 

NOTES:

1.LEADS WITHIN 0.25 (0.010) DIAMETER, TRUE POSITION AT SEATING PLANE, AT MAXIMUM MATERIAL CONDITION.

2.DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

3.DIMENSIONS A AND B INCLUDE MENISCUS.

 

MILLIMETERS

INCHES

DIM

MIN

MAX

MIN

MAX

A

23.88

25.15

0.940

0.990

B

6.60

7.49

0.260

0.295

C

3.81

5.08

0.150

0.200

D

0.38

0.56

0.015

0.022

F

1.40

1.65

0.055

0.065

G

2.54 BSC

0.100 BSC

H

0.51

1.27

0.020

0.050

J

0.20

0.30

0.008

0.012

K

3.18

4.06

0.125

0.160

L

7.62 BSC

0.300 BSC

M

0

15

0

15

N

0.25

1.02

0.010

0.040

 

 

 

 

 

 

 

 

 

N SUFFIX

 

 

 

 

 

 

 

 

 

 

±A±

 

 

 

 

PLASTIC PACKAGE

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CASE 738±03

 

 

NOTES:

 

 

 

 

 

 

 

 

 

 

 

 

 

 

ISSUE E

 

 

1. DIMENSIONING AND TOLERANCING PER ANSI

20

 

 

 

 

 

11

 

 

 

 

 

Y14.5M, 1982.

 

 

 

 

 

 

 

 

 

 

 

B

 

 

 

 

2. CONTROLLING DIMENSION: INCH.

 

 

 

 

 

 

 

 

 

 

 

 

3. DIMENSION L TO CENTER OF LEAD WHEN

1

 

 

 

 

 

10

 

 

 

 

 

 

FORMED PARALLEL.

 

 

 

 

 

 

 

 

 

 

 

 

 

4. DIMENSION B DOES NOT INCLUDE MOLD

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

C

L

 

 

 

FLASH.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

INCHES

 

MILLIMETERS

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DIM

MIN

MAX

 

MIN

MAX

 

 

 

 

 

 

 

 

 

 

 

 

 

A

1.010

1.070

25.66

27.17

±T±

 

 

 

 

 

 

 

 

 

 

 

 

B

0.240

0.260

 

6.10

6.60

 

 

 

 

 

 

K

 

 

 

 

 

C

0.150

0.180

 

3.81

4.57

SEATING

 

 

 

 

 

 

 

 

 

 

 

D

0.015

0.022

 

0.39

0.55

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

M

 

 

 

E

0.050 BSC

 

1.27 BSC

PLANE

 

 

 

 

 

 

 

 

 

 

 

 

 

E

 

 

 

 

N

 

 

 

 

 

 

F

0.050

0.070

 

1.27

1.77

 

 

 

 

 

 

 

 

 

 

 

G

0.100 BSC

 

2.54 BSC

G

F

 

 

 

 

 

 

 

 

 

 

 

J

0.008

0.015

 

0.21

0.38

 

 

 

 

 

 

 

J 20 PL

 

 

 

K

0.110

0.140

 

2.80

3.55

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

D 20 PL

 

 

0.25 (0.010) M

T

B

M

L

0.300 BSC

 

7.62 BSC

 

 

 

 

 

 

 

M

0

15

 

0

15

 

 

 

 

 

 

0.25 (0.010) M

T

A M

 

 

 

N

0.020

0.040

 

0.51

1.01

 

 

 

 

 

 

 

 

 

DW SUFFIX

 

 

 

 

 

 

 

 

 

 

±A±

 

 

 

 

 

PLASTIC SOIC PACKAGE

 

 

NOTES:

 

 

 

 

 

 

 

 

 

 

 

 

 

CASE 751D±04

 

 

1. DIMENSIONING AND TOLERANCING PER

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

ANSI Y14.5M, 1982.

 

 

 

 

20

 

 

 

11

 

 

 

 

ISSUE E

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2. CONTROLLING DIMENSION: MILLIMETER.

 

 

 

 

 

 

 

 

 

 

 

 

3. DIMENSIONS A AND B DO NOT INCLUDE

 

 

 

 

 

 

 

 

 

 

 

 

 

MOLD PROTRUSION.

 

 

 

 

 

 

 

 

±B±

10X P

 

 

 

 

 

4. MAXIMUM MOLD PROTRUSION 0.150

 

 

 

 

 

 

 

 

 

 

(0.006) PER SIDE.

 

 

 

 

 

 

 

 

 

 

 

0.010 (0.25) M

B M

 

 

5. DIMENSION D DOES NOT INCLUDE

 

 

 

 

 

 

 

 

 

 

DAMBAR PROTRUSION. ALLOWABLE

 

1

 

 

 

10

 

 

 

 

 

 

 

DAMBAR PROTRUSION SHALL BE 0.13

 

 

 

 

 

 

 

 

 

 

 

(0.005) TOTAL IN EXCESS OF D DIMENSION

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

AT MAXIMUM MATERIAL CONDITION.

 

20X D

 

 

 

 

 

 

J

 

 

 

 

MILLIMETERS

INCHES

 

 

0.010 (0.25) M

T

A

 

B

 

 

 

 

 

DIM

MIN

MAX

MIN

MAX

 

 

S

S

 

 

 

 

 

A

12.65

12.95

0.499

0.510

 

 

 

 

 

 

 

 

 

 

 

 

B

7.40

7.60

0.292

0.299

 

 

 

 

 

 

 

 

F

 

 

 

C

2.35

2.65

0.093

0.104

 

 

 

 

 

 

 

 

 

 

 

D

0.35

0.49

0.014

0.019

 

 

 

 

 

 

 

 

 

 

 

 

F

0.50

0.90

0.020

0.035

 

 

 

 

 

 

 

 

 

R X 45

 

 

G

1.27 BSC

 

0.050 BSC

 

 

 

 

 

 

 

 

 

 

 

 

J

0.25

0.32

0.010

0.012

 

 

 

 

 

 

 

 

 

 

 

 

K

0.10

0.25

0.004

0.009

 

 

 

 

 

 

 

 

 

 

 

 

M

0

7

 

0

7

 

 

 

 

 

 

C

 

 

 

 

 

 

P

10.05

10.55

0.395

0.415

 

 

 

 

 

 

 

 

 

 

 

R

0.25

0.75

0.010

0.029

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

±T±

SEATING

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

PLANE

 

M

 

 

 

 

 

 

 

 

 

 

18X G

 

 

 

K

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

5

 

 

 

 

 

 

 

 

MOTOROLA

Источник: https://studfile.net/preview/16503028/